Part Number Hot Search : 
CAT508BP RTS3TF24 H11B33S 8116S 3BU50R MB91F MAX4103 H1020
Product Description
Full Text Search
 

To Download MD1211LG-G Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  supertex inc. supertex inc. 1235 bordeaux drive, sunnyvale, ca 94089 tel: 408-222-8888 www.supertex.com md1211 features ? 10ns average rise and fall time with 1000pf load ? 2.0a peak output source/sink current ? 1.8 to 5.0v input cmos compatible ? 4.5 to 13v total supply voltage ? dual matched channels ? reduced clock skew ? low input capacitance ? green packaging applications ? medical ultrasound imaging ? piezoelectric transducer drivers ? non-destructive testing (ndt) ? pin diode driver ? high speed level translator ? clock/line drivers general descriptionthe supertex md1211 is a high speed dual mosfet driver. it is designed to drive high voltage n and p-channel mosfet transistors for medical ultrasound and other applications requiring a high output current for a capacitive load. the high- speed input stage of the md1211 can operate from 1.8 to 5.0v logic interface with an optimum operating input signal range of 1.8 to 3.3v. the level translator uses a proprietary circuit, which provides dc coupling together with high-speed operation. typical application circuit high speed, dual mosfet driver level shifter gnd vdd inb ina outb outa vll md1211 supertex tc6320tg 1.0f -100v 10nf topiezoelectri c t ransducer 0.47f level shifter 10nf +100v 1.0f downloaded from: http:///
2 md1211 supertex inc. 1235 bordeaux drive, sunnyvale, ca 94089 tel: 408-222-8888 www.supertex.com ordering information device package 8-lead soic (narrow body) 4.90x3.90mm body 1.75mm height (max) 1.27mm pitch md1211 MD1211LG-G -g indicates package is rohs compliant (green)absolute maximum ratings sym parameter min typ max units conditions v dd main supply voltage 4.5 - 13 v --- v ll logic supply voltage 1.8 - 5.0 v --- v ih input logic voltage high v ll -0.3 - v ll v for logic inputs ina and inb v il input logic voltage low 0 - 0.8 v i ih input logic current high - - 10 a i il input logic current low - - 10 a c in logic input capacitance - 5.0 10 pf all inputs outputs r sink output sink resistance - - 12 i sink = 50ma r source output source resistance - - 12 i source = 50ma i sink peak output sink current - 2.0 - a --- i source peak output source current - 2.0 - a --- dc electrical characteristics(over operating conditions unless otherwise speciied, v dd = 12v, t a = 25c) parameter value logic supply voltage -0.5v to +5.5v main supply voltage -0.5v to +13.5v logic input levels -0.5v to v ll +0.5v maximum junction temperature +125c storage temperature -65c to +150c operating temperature -20c to +85c absolute maximum ratings are those values beyond which damage to the device may occur. functional operation under these conditions is not implied. continuous operation of the device at the absolute rating level may affect device reliability. all voltages are referenced to device ground. 12 3 4 87 6 5 vll ina gnd inb vdd outa vdd outb pin conigurationproduct marking 8-lead soic (lg) (top view) 8-lead soic (lg) yy = year sealed ww = week sealed l = lot number = green packaging yyw w m121 1 llll package may or may not include the following marks: si or downloaded from: http:///
3 md1211 supertex inc. 1235 bordeaux drive, sunnyvale, ca 94089 tel: 408-222-8888 www.supertex.com in t plh 10% out t phl t r 90% 10% t f 3.3v 0v0v 90% 50% 50% timing diagram sym parameter min typ max units conditions t plh propagation delay when output is from low to high - 10 - ns c load = 1000pf, (see timing diagram)input signal rise/fall time 2ns t phl propagation delay when output is from high to low - 10 - ns t r output rise time - 10 - ns t f output fall time - 10 - ns l t r - t f l rise and fall time matching - 2.0 - ns for each channel l t plh -t phl l propagation low to high and high to low matching - 2.0 - ns ?t dm propagation delay match - 3.0 - ns device to device delay match ac electrical characteristics pin # name description 1 vll logic supply voltage 2 ina logic input 3 gnd device ground 4 inb logic input 5 outb output driver 6 vdd main supply voltage 7 outa output driver 8 vdd main supply voltage pin description step connection 1 vll with logic signal low 2 vdd 3 logic control signals step connection 1 all logic control signals go to low 2 vdd 3 vll power-up sequence power-down sequence downloaded from: http:///
supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate product liability indemnification insurance agreement. supertex inc . does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. no responsibility is assumed for possible omissions and inaccuracies. circuitry and specifications are subject to change without notice. for the latest product specifications refer to the supertex inc . (website: http//www .supertex.com) ?2012 supertex inc. all rights reserved. unauthorized use or reproduction is prohibited. supertex inc. 1235 bordeaux drive, sunnyvale, ca 94089 t el: 408-222-8888 www.supertex.co m 4 md1211 (the package drawing(s) in this data sheet may not relect the most current speciications. for the latest package outline information go to http://www.supertex.com/packaging.html .) doc.# dsfp-md1211 b020612 8-lead soic (narrow body) package outline (lg) 4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch 1 8 seating plane gauge plane l l1 l2 e e1 d e b a a2 a1 seating plane a a to p v iew side view vi ew b vi ew b 1 note 1 (index area d/2 x e1/2) vi ew a-a h h note 1 symbol a a1 a2 b d e e1 e h l l1 l2 1 dimension (mm) min 1.35* 0.10 1.25 0.31 4.80* 5.80* 3.80* 1.27 bsc 0.25 0.40 1.04 ref 0.25 bsc 0 o 5 o nom - - - - 4.90 6.00 3.90 - - - - max 1.75 0.25 1.65* 0.51 5.00* 6.20* 4.00* 0.50 1.27 8 o 15 o jedec registration ms-012, variation aa, issue e, sept. 2005. * this dimension is not speciied in the jedec drawing. drawings are not to scale. supertex doc. #: dspd-8solgtg, version i041309. note: 1. this chamfer feature is optional. a pin 1 identiier must be located in the index area indicated. the pin 1 identiier can be: a molded mark/identiier; an embedded metal marker; or a printed indicator. downloaded from: http:///


▲Up To Search▲   

 
Price & Availability of MD1211LG-G

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X